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Abstract
The Preisach model of hysteresis admits simple device realizations. It is sug-
gested in the paper that these realizations can be utilized as unique data storage
devices as well as analog global optimizers.
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1 Introduction
The Preisach model has long been used as a mathematical model of hysteresis phenomena of
various physical nature. The purpose of this paper is to demonstrate that the Preisach model
may find other very interesting applications. Namely, if the Preisach model is realized as a
device with interconnected rectangular loop elements, then such realizations can be utilized
as novel data storage devices, as well as analog global optimizers.
The paper consists of three parts. In the first part, the basic selective facts related to the
Preisach model are briefly summarized and its device realizations are described. In the second
part, the use of such realizations as novel data storage devices is explained. Finally, the third
part deals with the discussion of utilization of Preisach model-type devices as unique analog
type global optimizers.
2 The Basic Facts Related to the Preisach Model
The Preisach model is mathematically defined by the following formula [1]-[4]:
f(t) =
¨
α≥β
µ(α, β)γˆα,βu(t)dαdβ. (1)
Here: u(t) and f(t) can be viewed as input and output of the Preisach model, respectively; γˆα,β
are rectangular hysteresis loop operators (see Figure 1) with α and β being the up and down
switching thresholds, respectively, while µ(α, β) is some weight function chosen by fitting to
some experimental data during the model identification process.
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Figure 1: Rectangular hysteresis loop operator.
Figure 2: Discrete approximation of the Preisach block-diagram.
It is apparent from the given definition that a complicated hysteresis operator is repre-
sented as a superposition of the simplest rectangular loop hysteresis operators. In this sense,
formula (1) is mathematically similar to the spectral decomposition of self-adjoint operators in
terms of very simple projection operators [5]-[6]. There is also an interesting parallel between
the Preisach model and wavelet transforms [7]. Indeed, all rectangular loop operators γˆα,β
can be obtained by translation and dilation from the rectangular loop operator γˆ±1, which
can be regarded as the mother loop operator. Thus, the Preisach model can be viewed as a
wavelet operator transform.
It is apparent that the model (1) can be interpreted as a continuous analog of a system of
parallelly connected rectangular loop elements. This interpretation is illustrated in Figure 2.
According to this figure, the same input u(t) is applied to all rectangular loop elements, their
individual outputs are multiplied by µ(α, β), and then integrated over appropriate values of
α and β. Discrete approximations of the block-diagram shown in Figure 2 can be used for
the construction of device realizations of the Preisach model.
The mathematical study of the Preisach model is facilitated by its geometric interpreta-
tion. This interpretation is based on the one-to-one correspondence between rectangular loop
operators γˆα,β and points (α, β) of the half-plane α ≥ β. It is also clear that at any instant of
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Figure 3: Staircase interface on (α, β) plane.
Figure 4: Past input extrema selectively stored by the Preisach model.
time this half-plane is subdivided into two sets: S+(t) consisting of the points γˆα,β for which
γˆα,βu(t) = 1, and S
−(t) consisting of the points (α, β) for which γˆα,βu(t) = −1 (see Figure
3). It can be easily shown that if the starting configuration is a staircase interface or if the
input is started from positive or negative saturation, the interface L(t) between S+(t) and
S−(t) is a staircase-type line, where vertices have α and β coordinates coinciding respectively
with local maxima and minima reached at previous instants of time. The final link of L(t)
is attached to the line α = β. This link is a horizontal one and it moves upwards, when the
input is monotonically increased. On the other hand, the final link is a vertical one and it
moves from right to left, when the input is monotonically decreased. Thus, according to the
formula (1), at any instant of time we have
f(t) =
¨
S+(t)
µ(α, β)dαdβ −
¨
S−(t)
µ(α, β)dαdβ. (2)
It follows from formula (2) that instantaneous output value of f(t) depends on a particular
subdivision of the region of integration in (1) into positive (S+(t)) and negative (S−(t)) sets.
This subdivision is determined by L(t), whose shape is controlled by past extremum values
of input u(t). Consequently, the Preisach model is endowed with memory and L(t) can
be viewed as a trace (engram) of this memory. This memory is highly selective. Namely,
the Preisach model detects, extracts and stores not all input values but only past input
extrema. Furthermore, some of the stored input extrema can be erased by the subsequent
input variations. This is illustrated by Figure 4, which shows that only specific sequences of
input extrema are stored by the Preisach model and that these extrema are defined by the
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following formula:
M1 = u(t
+
1 ) = max
t0<t<t
′ u(t), (3)
m1 = u(t
−
1 ) = min
t+1 <t<t
′ u(t), (4)
M2 = u(t
+
2 ) = max
t−1 <t<t
′ u(t), (5)
m2 = u(t
−
2 ) = min
t+2 <t<t
′ u(t), (6)
. . . . . . . . . . . . (7)
Mk = u(t
+
k ) = max
t−
k−1<t<t
′ u(t), (8)
mk = u(t
−
k ) = min
t+
k
<t<t′
u(t). (9)
It can be seen from the geometric interpretation of the Preisach model that all other (inter-
mediate) input extrema are erased. It is natural to say that Mk and mk (k = 1, 2, . . .) form
a sequence of alternating dominant input maxima and minima. This is the essence of the
erasure property of the Preisach model that can be stated as follows:
Erasure Property: Only the sequences of alternating dominant input extrema are stored
by the Preisach model. All other input extrema are erased.
It is evident from the stated erasure property that α and β coordinates of vertices of
engram L(t) are equal to Mk and mk (k = 1, 2, . . .), respectively.
3 Preisach Based Data Storage
The existing conventional data storage systems are based on the availability of identical mi-
croelectronic devices used for the storage of binary numbers. However, the relentless process
of miniaturization has resulted in the transition of digital electronic devices from microscale
to nanoscale. At the nanoscale, electronic devices are very susceptible to random dopant
fluctuations which occur due to the random nature of ion implantation and diffusion. There
are also random fluctuations of oxide thickness in MOSFET devices. All these random fluctu-
ations lead to fabrication deviations that are strongly pronounced at the nanoscale and which
appreciably affect the characteristics of digital semiconductor devices, [8]-[9]. This makes the
fabrication of almost identical storage elements very expensive and even unattainable in the
case of their further miniaturization. The nonidentical nature of digital devices is detrimental
to the existing principles of computer storage. On the other hand, the nonidentical nature of
storage elements is beneficial for the design of Preisach-type memory devices. Actually, it is
at the very foundation of the design of such devices. For this reason, this type of devices may
find some applications in future data storage systems.
One of the main difficulties in the Preisach based data storage is that the data subject
to storage must be represented as sequences of alternating maxima and minima of decreasing
magnitude. Only in this case, the Preisach storage without any erasure. i.e. without any
information loss, can be accomplished. This requires special formatting of the data subject
to storage. This formatting is discussed below.
Suppose that we have a set of numbers subject to storage. First, we subdivide this set of
numbers into two subsets of positive and negative numbers, respectively. Namely, numbers
x1, x2, . . . , xn (10)
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are positive, while numbers
y1, y2, . . . , ym (11)
are negative.
Then, we introduce the following sequence of all positive numbers:
x1, x2, . . . , xn, xn+1, xn+2, . . . , xN , (12)
where
xn+1 = −y1, xn+2 = −y2, . . . , xN = −ym (13)
and
N = n+m. (14)
Next, we design the following sequence of numbers Xk in the case when N = 2i:
X2i =
2i∑
k=1
xk, X2i−2 =
2i−2∑
k=1
xk, . . . , X2 =
2∑
k=1
xk , (15)
X2i−1 = −
2i−1∑
k=1
xk, X2i−3 = −
2i−3∑
k=1
xk, . . . , X1 = −x1 . (16)
From this definition, it follows that
X2i > X2i−2 > . . . > X2, (17)
and
X2i−1 < X2i−3 < . . . < X1. (18)
In the case when N = 2i+ 1, we define sequence Xk as follows:
X2i+1 =
2i+1∑
k=1
xk, X2i−1 =
2i−1∑
k=1
xk, . . . , X1 = x1 , (19)
X2i = −
2i∑
k=1
xk, X2i−2 = −
2i−2∑
k=1
xk, . . . , X2 = −
2∑
k=1
xk . (20)
Similarly, it follows that
X2i+1 > X2i−1 > . . . > X1, (21)
while
X2i < X2i−2 < . . . < X2. (22)
The above defined sequences Xk can be stored in the Preisach memory devices consisting of
parallel connectivity of γˆα,β without being affected by the erasure property of the Preisach
memory. Indeed, by using an input shown in Figure 5, we shall end up with the Preisach
memory engram shown in Figure 6.
The last figure corresponds to the case when N = 2i. In this case, the last link of the
engram connected to the line α = β is a vertical one. The α and β coordinates of the vertices
of the protruding angles of the engram are equal to X2j and X2j+1, respectively.
In the case when N = 2i+ 1, the engram will be similar to one shown in Figure 6, except
the last link of the engram will be a horizontal one and the α and β coordinates of the vertices
of the protruding angles of the engram are equal to X2j+1 and X2j , respectively.
As discussed below, the recorded data Xk can be read back by monotonically increasing
the input u(t) and properly analyzing the output f(t). As soon as numbers Xk are read, the
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Figure 5: Input sequence to the Preisach model.
Figure 6: Staircase interface of input sequence on the Preisach plane.
original numbers in formulas (9) and (10) can be recovered by using formulas (13), (14), and
(15) in the case when N = 2i and formulas (12), (18), and (19) in the case when N = 2i+ 1.
It can be seen from Figure 6 that the Preisach memory with only symmetric (α = −β)
rectangular loops γˆα,β can be used. Indeed, it follows from formulas (14)-(15) and (18)-(19)
that the vertices of the protruding angles of the engram are above the line α = −β, while the
vertices of other (caving in) angles of the engram are below the line α = −β. This fact follows
from the inequality
X2j > |X2j−1| > X2j−2 (23)
in the case when N = 2i, and the inequality
X2j+1 > |X2j | > X2j−1 (24)
in the case when N = 2i+ 1.
The output of the Preisach model in the case of symmetric rectangular loops can be
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Figure 7: Output f as a function of input u.
written as follows
f(t) = C
ˆ
α
γˆα,−αu(t)dα, (25)
where it is assumed (for the sake of simplicity) that µ(α,−α) = C.
Now, in the case of the reading back process when the input is monotonically increased,
rectangular loops γˆα,−α corresponding to the points of the line α = −β inside S−(t) will
be switched upwards. From Figure 6 it can be seen that the above points belong to the
disjoint parts of the line α = −β. When the switching of γˆα,−α along these parts occurs, then
according to the formula (24) the output f(t) is linearly increased as a function of input u(t).
Between these switchings, the output f(t) remains constant. Furthermore, it follows from
Figure 6 that the linear output increase starts at the input values u(t2j) = X2j and ends at
the input values u(t2j+1) = |X2j+1|. This means that the output f as the function of input u
can be represented by the graph shown in Figure 7.
This graph clearly reveals that the values of Xk can be retrieved by using the described
read back process. In the case when µ(α,−α) is not constant, the parts of the graph f vs
u corresponding to the monotonic increase of output will not be linear but will be curved.
However, these disjoint parts will be separated by horizontal (flat) parts whose initial and
end points correspond to the input values equal to |X2j−1| and X2j , respectively. Thus, the
values of Xk can still be recovered from the f vs u function.
Next, we shall discuss how the rectangular loop elements γˆα,−α can be physically realized.
In microelectronics, this can be accomplished by using Schmitt trigger circuits with positive
feedback. There are different realizations of such circuits by using BJT transistors or opera-
tional amplifiers. These realizations require also resistors. There are circuit realizations of the
Schmitt trigger that can be accomplished without resistors. There are CMOS realizations,
which use six MOSFETs [10]-[11]. In magnetics, rectangular loop elements γˆα,−α can be real-
ized by using nanoscale single-domain thin magnetic film particles with in-plane anisotropy.
For such particles, the Stoner-Wolfarth theory can be used, which predicts rectangular mag-
netization loops when the applied magnetic field varies along the easy anisotropy axis [1].
Finally, in optics, rectangular loop elements can be realized by using the physical phenomena
of optical bistability. This phenomenon occurs in various semiconductors, and it can be also
realized on a silicon chip [12] despite the relatively weak nonlinear optical properties of silicon.
The discussed Preisach-type memory is of distributed nature, and, as a result, it is not
addressable. For this reason, the most probable applications of this memory will be for massive
data storage when all data stored in one Preisach memory unit is retrieved. Many identical
Preisach memory units can be employed for massive data storage, and these units can be
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addressable.
4 Preisach Based Global Optimizers
Now, we turn to the discussion of the unique properties of the Preisach model-based global
optimizers. Consider first the problem of univariate global optimization. The essence of this
problem is in finding the global extremum (for instance, global minimum) of a given function
ϕ(t) of one variable:
ϕ(t˜) = min
t∈[0,T ]
ϕ(t) (26)
Various numerical methods have been developed for the solution of this problem (for
instance, see [13] -[15]). Usually, some smoothness of ϕ(t) is assumed in these methods. One
of the most commonly used assumptions is the differentiability of the objective function ϕ
with bounded derivatives (partial derivatives in the case of multivariate optimization) that
leads to this function satisfying the Lipschitz condition, i.e.,
|ϕ(t2)− ϕ(t1)| ≤ L|t2 − t1| (27)
where L > 0 is the Lipschitz constant.
The multivariate global optimization problem is substantially more difficult. It requires
the finding of the global minimum of the function of many variables
ϕ( ~x∗) = min
~x∈D
ϕ(~x) (28)
where ~x = (x1, x2, . . . , xn) and D is some region (for instance) a cube, in n-dimensional space.
It is natural to apply one-dimensional global optimization techniques to the solution of
multidimensional global optimization problems. One of such approaches is the nested dimen-
sion reduction scheme, [16], [17].
In this context, the Preisach model-based devices can be viewed as general global opti-
mizers. Indeed, if the function ϕ(t) subject to minimization is used as an input(u(t) = ϕ(t))
to the Preisach based device, then this device will detect, extract, and store the alternating
sequence of dominant extrema of ϕ(t). Among these extrema are the global minima and
maxima of ϕ(t). The Preisach device does this due to its structure and no computations are
needed if ϕ(t) is given as an analog signal. The extracted and stored extrema of ϕ(t) can be
retrieved. This retrieval is especially simple in the case when the function µ(α, β) is constant
and the output of the Preisach memory is given by the formula:
f(t) = C
¨
α≥β
γˆα,βu(t)dαdβ. (29)
Indeed, by using the diagram shown in Figure 8 and taking into account that the retrieval
can be accomplished by using a monotonically decreasing input u(t), it can be shown that
the output f(t) is a piece-wise linear function of u(t) shown schematically in Figure 9. The
transition from one linear link of the function f vs u to another occurs at the input values
u = mk, where mk are extracted minima of ϕ(t).
The described approach can be applied to multivariate minimization, as well. Clearly,
this is a broad problem. Therefore, in order to illustrate the approach, we shall limit our
discussion here to a simple two-dimensional case where the domain D is a rectangle shown in
Figure 10. Further, the simple nested dimension reduction scheme of finite discretization is
employed in order to demonstrate that two-dimensional (or higher-dimensional) data can be
used as scalar input to the Preisach operator. In this illustative case, the input u(t) to the
8
Figure 8: Staircase interface on the Preisach plane.
Figure 9: Output f as a function of input u.
Preisach minimizer coincides with ϕ(t) traced upwards along the vertical line 1 during the
interval [0, T ] then it coincides with ϕ(t) traced downwards along the vertical line 2 during
the interval [T, 2T ], and it is defined similarly for all other vertical lines. It is apparent that
the Preisach minimizer will detect and store the global minima at all these vertical lines. This
approach is very effective when the data along these vertical lines are available in analog form.
This is the case when these data are obtained as a result of measurements. The described
approach can be generalized to higher dimensions, and several Preisach minimizer units can
be operated in parallel. It is apparent that some smoothness of ϕ(~x) is tacitly assumed when
minimization along discrete parallel lines is used. The same is true when finite number of
γˆ-elements (instead of infinite numbers) are used in realizations of the Preisach model (28).
A more comprehensive analysis of dimension reduction, and the associated analysis for data
smoothness and finite number of Preisach operators is left unattended in this paper.
5 Conclusion
By taking advantage of the inherent properties of the Preisach model and the fact that the
model admits simple device realizations, it was shown in the paper that these realizations can
be utilized as unique data storage devices, as well as analog global optimizers. In order to
demonstrate these features, the Erasure Property of the Preisach model was employed, where
9
Figure 10: Rectangular domain D illustrating a simple discretization.
only the sequences of alternating dominant input extrema are stored and where all other input
extrema are erased.
For storage, it was shown that by specially formatting the input data, Preisach type storage
devices can provide a robust mechanism to store and to extract information. The robustness
is achieved due to the inherent distributed nature of the Preisach model where storage is
due to the superposition of the outputs of large numbers of simple rectangular loops. It
is important to point out here that the proposed Preisach based storage is distributed in
nature with built-in data redundancy and differs substantially from the addressable storage
architecture of conventional computing systems. In this context, this proposed storage and
extraction mechanism presents an alternative robust architecture that may possess unique
advantages for data back-up, as well as disadvantages due to its non-addressable nature. It is
also important to point out here that the distributed and non-addressable nature of Preisach
storage may also possess certain advantages in data security. Therefore, the benefits of its
utilization as a primary vs. secondary storage mechanism in computing systems need to be
explored further. However, the further exploration of these aspects is left as future work and
would need additional study based on the requirements of diverse computing applications.
For global univariate optimization, it was pointed out that the Preisach device detects,
extracts, and stores sequence of dominant extrema of the function optimized, and that among
these extrema are the global minima and maxima of this function. It was emphasized that the
Preisach device achieves this due to its inherent structure and that no additional computations
are necessary if the input is an analog signal. Further, it was shown how the extracted and
stored extrema can be retrieved by simple selection of the Preisach distribution function.
In addition, some generalizations of this technique to multi-variate optimization were also
suggested.
It is important to point out here that there are many methods available in the case of
objective functions that have continuous partial derivatives. The presented approach has no
such constraint, and it has the advantage that it allows optimization of Lipschitz functions that
are not differentiable. It is clear that the topic of multi-variate optimization and alternative
approaches to the generalization of univariate optimization requires additional careful analysis
to explore this advantage further. However, the goal of this paper is to simply show the
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feasibility that global optimization can be achieved due to the inherent Erasure Property of the
Preisach model for a broader range of functions compared to conventional techniques. With
this in mind, the detailed analysis of univariate and many possible multi-variate optimization
generalizations is left unattended in this paper and leaves these matters to future work.
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